

## 2011 VLSI Technology Short Course Program

### “Logic & Memory towards 15 nm node - Technology and Circuit Design Co-optimization -”

Monday, June 13, 2011 (Shunju I)

Organizers/Chairs: Satoshi Inaba, *Toshiba Corp.*  
Mukesh V. Khare, *IBM Corp.*

8:05	<b>Welcome Address and Introduction</b>
8:15	<b>CMOS Device Technologies for SoC</b> Rama Divakaruni, <i>IBM Corp.</i>
9:25	<b>Technology and Design Interaction at 20 nm and Beyond</b> Richard Klein, <i>AMD</i>
10:35	<b>Break</b>
10:50	<b>SRAM and Embedded Memories</b> Ping-Wei Wang, <i>TSMC</i>
12:00	<b>Lunch</b>
13:30	<b>Device Characteristics Variability and RTN</b> Kiyoshi Takeuchi, <i>Renesas Electronics Corp.</i>
14:40	<b>Break</b>
14:55	<b>DRAM and Future Commodity Memories</b> Seon Yong Cha, <i>Hynix Semiconductor Inc.</i>
16:05	<b>3D-IC Design Technologies</b> Durodami Lisk, <i>Qualcomm Inc.</i>
17:15	<b>Conclusion</b>

(as of May 18, 2011)